

Notice of References Cited	Application/Control No. 10/552,076	Applicant(s)/Patent Under Reexamination TERECHKO, ANDREI	
	Examiner Keith Vicary	Art Unit 2196	Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	A	US-6,269,437	07-2001	Batten et al.	712/28
*	B	US-5,598,408	01-1997	Nickolls et al.	370/351
*	C	US-5,659,785	08-1997	Pechanek et al.	712/11
	D	US-			
	E	US-			
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Parcerisa, Joan-Manuel et al. "Efficient Interconnects for Clustered Microarchitectures," Sept. 25, 2002; Proceedings of the 2002 International Conference on Parallel Architectures and Compilation Techniques
	V	
	W	
	X	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classification's may be US or foreign.